材料科学技术(英文版)2024,Vol.201Issue(34) :149-156.DOI:10.1016/j.jmst.2024.01.098

Quantum transport in WSe2/SnSe2 tunneling field effect transistors with high-κ gate dielectrics

Hailing Guo Zhaofu Zhang Chen Shao Wei Yu Qingzhong Gui Peng Liu Hongxia Zhong Ruyue Cao John Robertson Yuzheng Guo
材料科学技术(英文版)2024,Vol.201Issue(34) :149-156.DOI:10.1016/j.jmst.2024.01.098

Quantum transport in WSe2/SnSe2 tunneling field effect transistors with high-κ gate dielectrics

Hailing Guo 1Zhaofu Zhang 2Chen Shao 1Wei Yu 1Qingzhong Gui 1Peng Liu 3Hongxia Zhong 4Ruyue Cao 5John Robertson 6Yuzheng Guo1
扫码查看

作者信息

  • 1. School of Electrical Engineering and Automation,Wuhan University,Wuhan 430072,China
  • 2. The Institute of Technological Sciences,Wuhan University,Wuhan 430072,China;Hubei Key Laboratory of Electronic Manufacturing and Packaging Integration,Wuhan University,Wuhan 430072,China
  • 3. Guangxi Power Grid Company Co.,Ltd.,Nanning 530023,China
  • 4. School of Mathematics and Physics,China University of Geosciences,Wuhan 430074,China
  • 5. Department of Engineering,University of Cambridge,Cambridge CB2 1PZ,United Kingdom
  • 6. School of Electrical Engineering and Automation,Wuhan University,Wuhan 430072,China;Department of Engineering,University of Cambridge,Cambridge CB2 1PZ,United Kingdom
  • 折叠

Abstract

Combining two-dimensional materials and high-k gate dielectrics offers a promising way to enhance the device performance of tunneling field-effect transistor(TFET).In this work,the device performance of WSe2/SnSe2 TFET with various gate dielectric materials is investigated based on quantum transport sim-ulation.Results show that TFETs with high-κ gate dielectric materials exhibit improved on-off ratio and enhanced transconductance.The optimized WSe2/SnSe2 TFET with TiO2 gate dielectrics achieves an on-state current of 1560 μA/µm and a subthreshold swing(SS)of 48 mV/dec.The utilization of high-κ gate dielectric materials results in shorter tunneling length,higher transmission efficiency,and increased elec-tron tunneling probability.The performance of the WSe2/SnSe2 TFET would be affected by the presence of the underlap region.Moreover,WSe2/SnSe2 TFETs with La2O3 dielectric can be scaled down to 3 nm while meeting high-performance(HP)device requirements according to the International Technology Roadmap for Semiconductors(ITRS).This research presents a practical solution for designing advanced logic devices in the sub-5 nm technology node.

Key words

Tunneling field-effect transistor/High-κ gate dielectrics/Quantum transport calculation

引用本文复制引用

出版年

2024
材料科学技术(英文版)
中国金属学会 中国材料研究学会 中国科学院金属研究所

材料科学技术(英文版)

CSTPCD
影响因子:0.657
ISSN:1005-0302
段落导航相关论文