Design and Operating Conditions Study of 2～20GHz Broadband Divide-by-2 Frequency Divider
A broadband divide-by-2 frequency divider was designed using GaAs Heterojunction Bipolar Transistor (HBT) technology. Firstly, based on the Emitter Coupled Logic (ECL) structure of the latch, a D-flip-flop structure is proposed that can improve the operating frequency and bandwidth of the frequency divider. Secondly, analyze the working conditions of the frequency divider from the aspects of its self resonant frequency, input sensitivity curve, and input signal quality. Finally, conduct testing analysis. The test results show that under the condition of a power supply voltage of 5 V, the current of the divider is 75 mA, the input frequency is 2～20 GHz, the input sensitivity is -10～10 dBm within 3～17 GHz, and the output power is -3 dBm.
divide-by-2 frequency dividerD triggerself resonant frequencyinput sensitivity
NETL
NSTL
万方数据
