Research on BIST testing method for large-scale chip embedded memory
扫码查看
点击上方二维码区域，可以放大扫码查看
原文链接
NETL
NSTL
万方数据
随着大规模芯片的块存储器(block random access memory,BRAM)数量不断增多,常见的存储器内建自测试(memo-ry build-in-self test,Mbist)方法存在故障覆盖率低、灵活性差等问题.为此,提出了一种新的基于可编程有限状态机的Mbist方法,通过3个计数器驱动的可编程 Mbist控制模块和算法模块集成8种测试算法,提高故障覆盖率和灵活性.采用Verilog语言设计了所提出的 Mbist电路,通过 Modelsim对1 Kbit×36的BRAM进行仿真并在自动化测试系统上进行了实际测试.实验结果表明,该方法对BRAM进行测试能够准确定位故障位置,故障的检测率提高了15.625%,测试效率提高了26.1%,灵活性差的问题也得到了很大改善.
With the increasing number of block random access memory(BRAM)in large-scale chip,common memory built-in self-test(Mbist)methods have some problems such as low fault coverage,poor flexibility etc.Therefore,in this paper a new Mbist method based on programmable finite state machine is proposed.The method is to integrate eight test algorithms through three counter-driven programmable Mbist control modules and algorithm modules to improve fault coverage and flexibility.The proposed Mbist circuit is designed in Verilog language,and the 1 Kbit×36 BRAM is simulated by Modelsim,and conducted actual testing on an automated testing system.The experimental results show that the method can accurately locate the fault location when testing the BRAM,the fault detection rate is increased by 15.625%,the test efficiency has been improved by 26.1%and the problems of poor flexibility are also greatly improved.
NETL
NSTL
万方数据
