This paper expounds the characteristics of Design for Testability(DFT).It analyzes a method of DFT in ASIC design,including defining scan chains,defining test signals,extracting scan chains,and writing test protocols,allowing designers to optimize the power consumption,area,and timing of final chip manufacturing.
维普
万方数据