This paper describes the design of compression testing,stuck at testing,and full speed testing for SoC chips,and uses Tessant software to insert scan chains and generate ATPG automatic test vectors.The results indicate that the coverage of fixed chip faults and delay related faults meets the testing requirements.
维普
万方数据