Based on CPLD Simulation Research of Digital Electric Clock
This article describes the CPLD-based design method of digital electronic clock ,In the CPLD internal planning a second pulse circuit, two 60 binary counters （seconds, minutes count）, a 12-binary counter （time count）. In the MAX ＋ PLUS II software simulat
NETL
NSTL
万方数据
