雷达与对抗2024,Vol.44Issue(1) :69-72.DOI:10.19341/j.cnki.1009-0401.2024.01.015

基于FPGA的宽带数字均衡器的设计与实现

Design and implementation of a wideband digital equalizer based on FPGA

陈文锋 吕卫祥 夏东方 张海龙
雷达与对抗2024,Vol.44Issue(1) :69-72.DOI:10.19341/j.cnki.1009-0401.2024.01.015

基于FPGA的宽带数字均衡器的设计与实现

Design and implementation of a wideband digital equalizer based on FPGA

陈文锋 1吕卫祥 1夏东方 1张海龙1
扫码查看

作者信息

  • 1. 中国船舶集团有限公司第八研究院,南京 211153
  • 折叠

摘要

针对大瞬时宽带系统下ADC采样率大于FPGA工作时钟的幅相均衡需求,提出一种基于多相滤波的宽带数字均衡器设计方法,实测结果表明该滤波器能够同时改善通道瞬时带宽内的幅/相-频特性和通道间幅相一致性,有效提升系统脉冲压缩性能和宽带波束形成性能.

Abstract

In response to the demand for amplitude and phase equalization in large instantaneous wideband systems where the ADC sampling rate is greater than the FPGA operating clock,a wide-band digital equalizer is designed based on polyphase filtering.The measured results show that the filter can simultaneously improve the amplitude/phase-frequency characteristics within the instanta-neous bandwidth of the channel and the amplitude-phase consistency between channels,effectively improving the system pulse compression and wideband beamforming performance.

关键词

数字均衡器/多相滤波/FPGA

Key words

digital equalizer/polyphase filtering/FPGA

引用本文复制引用

出版年

2024
雷达与对抗
南京船舶雷达研究所

雷达与对抗

影响因子:0.158
ISSN:1009-0401
参考文献量3
段落导航相关论文