Research on Carry Chain Interpolation Method of TDC Based on the Low-cost FPGA
The delay-line module based on logic optimization and the pulse counting module based on ring counter are both introduced to complete the exact time interpolation.The low-cost Altera Cyclone IV series FPGA EP4CE30F17C8N has been used to verify this method.Those measurements demonstrate that this carry chain interpolation technique can realize exact time interpolation in low-cost FPGAs and assist in realizing an FPGA-TDC system with an RMS resolution of 19.63 ps.
NETL
NSTL
万方数据
