首页|Area-time associated test cost model for SoC and lower bound of test time

Area-time associated test cost model for SoC and lower bound of test time

扫码查看
原文链接
  • NETL
  • NSTL
  • 万方数据
A novel test access mechanism (TAM) architecture with multi test-channel (TC) based on IEEE Standard 1500 is proposed instead of the traditional sub-TAM structure. The cost model of an area-time associated test and the corresponding lower bound of system-on-chip (SoC) test time are established based on this TAM architecture. The model provides a more reliable method to control the SoC scheduling and reduces the complexity in related algorithm research. The result based on the area time associated test cost model has been validated using the ITC'02 test benchmark.

system-on-chip design for testability (SoC DfT)test costtest timelower bound

ZHANG Jin-yi、WENG Han-yi、HUANG Xu-hui、CAI Wan-lin

展开 >

1. Key Laboratory of Specialty Fiber Optics and Optical Access Networks, School of Communication and Information Engineering, Shanghai University, Shanghai 200072, P. R. China

Key Laboratory of Advanced Displays and System Application, School of Communication and Information Engineering,Shanghai University, Shanghai 200072, P. R. China

Microelectronic Research and Development Center, Shanghai University, Shanghai 200072, P. R. China

Key Laboratory of Specialty Fiber Optics and Optical Access Networks, School of Communication and Information Engineering, Shanghai University, Shanghai 200072, P. R. China

Microelectronic Research and Development Center, Shanghai University, Shanghai 200072,P.R.China

展开 >

SDC Project of Science and Technology Commission of Shanghai MunicipalityAM Foundation Project of Science and Technology Commission of Shanghai MunicipalityLeading Academic Discipline Project of Shanghai Education CommissionInnovation Foundation Project of Shanghai University

0870620100008700741000J50104

2011

10.1007/s11741-011-0689-1

上海大学学报(英文版)
上海大学

上海大学学报(英文版)

影响因子：0.196
ISSN：1007-6417
年,卷(期)：2011.15(1)
  • 13