Design of a Multichannel Buffer for Body Area Network Receiver
A multi-channel buffer circuit based on 0.35 μm CMOS technology was designed.It can be utilized as the output stage in a multi-receiver system to enhance the driving capability of the output.The circuit is centered around multiple buffers and integrated multi-level registers and a switch array to satisfy the design requirements of multiple-channel buffers at the output of a multi-receiver system.This configuration provides the chip with programmable functionality.By utilizing control signals at each stage of the multi-level registers,the circuit can independently switch channels and buffers during the transmission process.These control signals can be written using either serial or parallel transmission modes.Test results for the circuit demonstrated its ability to support both serial and parallel instruction-writing modes.The-3 dB bandwidth of the buffer can reach 36 MHz,and the slew rate can reach 330 V/μs.
switch matrixCMOS technologybufferbody area network
NETL
NSTL
万方数据
