Design and Implementation of Broadband RF Harmonic Suppression Scheme Based on FPGA
罗嘉 1袁香香 1杨阳 2侯均 2万杨亮3
扫码查看
点击上方二维码区域，可以放大扫码查看
作者信息
1. 重庆邮电大学通信与信息工程学院,重庆 400065
2. 成都四威功率电子科技有限公司,四川成都 610091
3. 航天天目卫星科技有限公司,重庆 400030
折叠
摘要
基于电磁兼容(Electromagnetic Compatibility,EMC)测试领域行业标准对宽带功率放大器(Broadband Power Amplifier,BPA)谐波抑制的要求,提出一种宽带射频谐波抑制方案,给出了关键算法与现场可编程门阵列(Field Programmable Gate Array,FPGA)实现.通过中频相关峰值快速扫频算法和高精度数字相位控制方法,实现谐波频率的锁定并产生谐波失真信号,后在FPGA平台进行闭环验证.实验结果表明,对于BPA工作频带内的二次谐波抑制度最大达到37 dBc,且对带内任意二次谐波抑制至少改善20 dBc,满足EMC效应测试领域多项行业标准对BPA发射谐波抑制至少15 dBc的需求,相较于现有方法,设计方案具有更好的对消性能及宽带自适应性.
Abstract
Based on the requirements of the industry standard of Electromagnetic Compatibility(EMC)testing for Broadband Power Amplifier(BPA)harmonic suppression,a broadband RF harmonic suppression scheme is proposed,and critical algorithm and Field Programmable Gate Array(FPGA)implementation are provided.The intermediate frequency correlation peak fast frequency scanning algorithm and the high-precision digital phase control method are used to identify harmonic frequencies and generate harmonic distortion signals.The closed-loop verification on the FPGA platform is conducted.The experimental results show that the maximum suppression of second harmonic within the working frequency band of BPA is 37 dBc,and any second harmonic suppression within the working frequency band can be improved by at least 20 dBc.These results exceed the minimum requirements of many industry standards in the field of EMC effect testing,which mandate a minimum of 15 dBc harmonic suppression for BPA emissions.Furthermore,the proposed design scheme exhibits superior cancellation performance and broadband adaptability when compared to existing methods.
关键词
电磁兼容/谐波抑制/中频相关峰值快速扫频算法/宽带自适应
Key words
EMC/harmonic suppression/intermediate frequency correlation peak fast frequency sweep algorithm/broadband adaptability
维普
万方数据