Design and Implementation of Responder Based on FPGA
The existing digital responder has a complex latch function and relatively low reliability.Therefore,a design method based on field programmable gate array(FPGA)for response signal latch has been studied.The designed circuit consists of a response circuit,a timing circuit,an alarm circuit,a timing control circuit,a decoder circuit,and a digital display circuit.It can achieve synchronization between response commands and timing starting points,improving the stability,reliability,and sensitivity of the digital responder.Compared with existing digital response circuits,the circuit designed in this paper has a wider range of application scenarios and higher industry recognition.
digital responderanswer signalresponse circuittiming circuit
NETL
NSTL
万方数据
