首页|LNS with Co-Transformation Competes with Floating-Point
LNS with Co-Transformation Competes with Floating-Point
扫码查看
点击上方二维码区域，可以放大扫码查看
原文链接
NETL
NSTL
The logarithmic number system has been proposed as an alternative to floating-point arithmetic. Multiplication, division and square-root operations are accomplished with inexpensive fixed-point methods, but addition and subtraction are considerably more challenging. Recent work has demonstrated that these operations too can be done with similar speed and accuracy to their FP equivalents, but the necessary circuitry is complex. In particular, it is dominated by the need for large ROM tables for the storage and interpolation of non-linear functions. We describe a new co-transformation procedure that eliminates much of the ROM space and allows the easy synthesis of the remainder in logic, and we then evaluate several interpolation methods that might benefit from it. Synthesised 32-bit implementations are compared with floating-point units, and show substantial reductions in delay, with equivalent accuracy and area.
High-speed arithmetichigh-speed arithmeticlogarithmic number system
Coleman, J.N.、Che Ismail, R.
展开 >
School of Electrical and Electronic Engineering, University of Newcastle upon Tyne, United Kingdom
NETL
NSTL
