首页|'Error Checking For Systolic Array Computation' in Patent Application Approval P rocess (USPTO 20240061742)
'Error Checking For Systolic Array Computation' in Patent Application Approval P rocess (USPTO 20240061742)
扫码查看
点击上方二维码区域，可以放大扫码查看
原文链接
NETL
NSTL
The following quote was obtained by the news editors from the background informa tion supplied by the inventors: “Systolic arrays are arrays of processing elemen ts, such as processors, microprocessors, or specialized circuitry configured to process some data. Adjacent processing elements of a systolic array can be conne cted through one or more interconnects, e.g., wires or other physical connection s, for example on a printed circuit board.
NETL
NSTL
