首页|Researchers Submit Patent Application, 'Machine Learning Control of Clock Drift' , for Approval (USPTO 20240345161)
Researchers Submit Patent Application, 'Machine Learning Control of Clock Drift' , for Approval (USPTO 20240345161)
扫码查看
点击上方二维码区域，可以放大扫码查看
原文链接
NETL
NSTL
News editors obtained the following quote from the background information suppli ed by the inventors: “This disclosure relates generally to controlling clock dri ft of a system clock of an integrated circuit (IC) device such as a processor, a pplication specific integrated circuit (ASIC), or programmable logic device (PLD ) such as a field programmable gate array (FPGA). “This section is intended to introduce the reader to various aspects of art that may be related to various aspects of the present disclosure, which are describe d and/or claimed below. This discussion is believed to be helpful in providing t he reader with background information to facilitate a better understanding of th e various aspects of the present disclosure. Accordingly, it may be understood t hat these statements are to be read in this light, and not as admissions of prio r art.
NETL
NSTL
