首页|Critical Clearing Time for Droop-Controlled Grid-Forming Inverters With Circular Current Limiting and Virtual Impedance Current Limiting
Critical Clearing Time for Droop-Controlled Grid-Forming Inverters With Circular Current Limiting and Virtual Impedance Current Limiting
扫码查看
点击上方二维码区域，可以放大扫码查看
原文链接
NETL
NSTL
The critical clearing time is a crucial parameter for assessing the large-signal stability of grid-forming (GFM) inverters. Variations in current limiters can significantly impact an inverter's transient behavior during large disturbances. This letter introduces a method based on the power-angle relationship to evaluate the fault recovery of a droop-controlled GFM inverter under a three-phase bolted fault scenario, considering both the circular current limiter and the virtual impedance method. High-fidelity simulations validate the accuracy of the proposed formulas in estimating the critical clearing time of the GFM inverter.
InvertersCurrent limitersGrid formingVoltage controlPower system stabilityTransient analysisResistanceLimitingEstimationSynchronization
Xue Lyu、Wei Du、Sheik Mohammad Mohiuddin、Yunzhi Cheng
展开 >
Pacific Northwest National Laboratory, Richland, WA, USA
Pacific Northwest National Laboratory, Richland, WA, USA|Washington State University, Pullman, WA, USA
Electric Reliability Council of Texas, Austin, TX, USA
NETL
NSTL
