Electronic and Electrical Architecture Design of FSAC Racing Car
The electronic and electrical architectures of traditional distributed racing cars face issues of disordered wire harnesses and low vehicle reusability.Therefore,an electronic and electrical architec-ture design scheme of the central gateway+domain controller for the FSAC racing car was proposed.Ac-cording to the FSAC race rules,the hardware and software design of the central gateway and domain controllers was carried out.Offline packet loss test and delay test were conducted on this architecture,and the central gateway and domain controller were arranged on the racing car for basic function test and functional verification.The experimental results show that the central gateway Ethernet does not ex-perience packet loss when the data interval exceeds 25 ms,and the average delay during communica-tion is less than 3 ms,meeting the reliability and real-time requirements.The racing car's communica-tion is satisfactory,with no instances of data misdelivery,leakage,blocking,system freezing,or other is-sues.Compared with the traditional distributed architecture,the central gateway+domain controller have significantly lower resource utilization rates under the same dynamic tasks.
国家科技期刊平台
NSTL
万方数据
