Field programmable gate array(FP GA)verification is a necessary step in the design of in-tegrated circuits.In the FPGA verification of a home-made processor chip,the test results of some performance test subjects are unstable,and the results differ greatly from those of other verification platforms.To solve this problem,a new debugging system based on transaction processing module is developed,which can easily and accurately observe the dynamic changes of key transactions in FP-GA testing process and real-time transmission.Using transaction-level error checking method instead of common signal-level error checking method,the observability of FPGA prototype verification process is effectively improved,the speed of problem location is accelerated,and the efficiency of error checking and verification is improved.In the verification process of the target processor chip,the problem of unstable testing of the second-level cache memory access delay has been successfully solved,and some achievements have been made.
国家科技期刊平台
NSTL
万方数据
