首页|Single and Two Pole Analysis Based Delay and Voltage Models for RLCG Interconnect Network

Single and Two Pole Analysis Based Delay and Voltage Models for RLCG Interconnect Network

扫码查看
The analysis of signal transmission in Very Large Scale Integrated (VLSI) circuit, begins with a LC/RLC interconnect line representation which is lossless and low frequency interconnection. The transmission of signal of high frequency through interconnect networks can be modelled as a distributed RLCG transmission line interconnections. In this work delay and voltage models for RLCG type transmission lines are obtained by using single and two pole methodology using the concept of the first two moments of the transfer function of RLCG interconnects. In the proposed models, the closed form formulas are derived theoretically for the analytical delay, single pole delay and two-pole delay. Proposed single pole delay model and two-pole delay models' estimations are within 2.8% and 2.1% of SPICE delay estimation. The proposed approaches for various voltage and delay models have advantages in accuracy, novelty and minimum time required for simulation over the other existing models.

Delay estimationVoltage estimationPole analysisRLCG interconnectsVLSI

Vikas Maheshwari、Hemant Patidar、Neha Gupta、Rajib Kar

展开 >

ECE Deptartment, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India

ECE Deptartment, Oriental University, Indore, Madhya-Pradesh, India

Deptartment of Physics, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India

ECE Department, National Institute of Technology, Durgapur, Durgapur, West-Bengal, India

展开 >

2025

Circuits, systems and signal processing

Circuits, systems and signal processing

ISSN:0278-081X
年,卷(期):2025.44(4)
  • 26